Queuing register uses fluid logic elements by unknown
Of 
Rout
Oifl
ssure 
irce
Oout 
Rin 
March 1966
	 Brief 66-10100 
NASA TECH BRIEF 
NASA Tech Briefs are issued to summarize specific innovations derived from the U. S. space 
program and to encourage their commercial application. Copies are available to the public from 
the Clearinghouse for Federal Scientific and Technical Information, Springfield, Virginia 22151. 
Queuing Register Uses Fluid Logic Elements 
NOR Gate 
FLUID LOGIC MODULE 
] ^L H H L H Rout Rin 
Ti-) (2) (3) (4) (5)
FIVE-ELEMENT QUEUING REGISTER 
The problem: 
To design a queuing register (a multistage bit-shift-
ing device) using a series of pure fluid elements to 
perform the required logic operations. 
The solution: 
Connect several stages of three-state pure fluid 
elements in combination with two-input NOR gates.
How it's done: 
Each fluid logic model of the queuing register con-
sists of a three-state fluid element and a two-input 
NOR gate. Fluid supplied to the system is represented 
by R in. Two of the (1,0) outputs; lout and °out, of 
the three-state element are branched to the inputs of 
the two-input NOR gate, which is connected to a pres-
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sure source. If either lout or Oout goes high (fluid 
pressure available from control-signal inputs lin or 
Om), the NOR gate will switch off and output Rout 
will be low. When Rin goes high (fluid flowing in input 
channel) in the absence of the control-signal inputs, 
the output fluid is discharged into the dump connected 
to the three-state element, and the outputs lout and 
Qout remain low. If either I in or Oin goes high while 
Rin remains high, the corresponding outputs lout or 
Oout will go high. 
A five-element register with data 110 stored in 
elements (1), (3), and (5), respectively, is illustrated. 
As soon as the bit in element (5) has been passed 
on, its input (R 1 ) goes low and its output Rout goes 
high. As a consequence, element (4) exhibits high 
and lout and low Rout, and element (3) exhibits low 
l out and Oout outputs. This process continues until 
the input information is consumed. More elements
become available for new information as the bits 
progressively shift to the right. 
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